blob: 8ba50391ece0b7f60d95600ec9945b8261c47181 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
#ifndef SRC_H
#define SRC_H
#include "es1371.h"
#include "wait.h"
#include "pci_helper.h"
int src_init(DEV_STRUCT * DSP);
void src_set_rate(const DEV_STRUCT * DSP, char src_base, u16_t rate);
#define SRC_SYNTH_BASE 0x70
#define SRC_DAC_BASE 0x74
#define SRC_ADC_BASE 0x78
#define SRC_BUSY_BIT 23
#define SRC_RAM_WE 0x01000000
#define SRC_RAM_BUSY 0x00800000
#define SRC_DISABLE 0x00400000
#define DIS_P1 0x00200000
#define DIS_P2 0x00100000
#define DIS_REC 0x00080000
#define SRC_CTLMASK (DIS_REC|DIS_P2|DIS_P1|SRC_DISABLE)
#endif /* SRC_H */
|
